IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

AKITA

Serial No.:

Filed:

March 3, 2004

For:

Logic Circuit And Program For Executing Thereon

Group:

Examiner:

<u>UNDER 37 CFR 1.97 & 1.98</u>

Mail Stop: DD

Commissioner For Patents

March 3, 2004

P.O. Box 1450

Alexandria, VA 22313-1450

Sir:

In the matter of the above-identified application, applicant is submitting herewith copies of the documents listed in the attached form equivalent to Form PTO-1449 for the Examiner's consideration.

This information disclosure statement is being submitted within three months of the filing date.

Each of the documents listed on the attached form equivalent to Form PTO-1449 is in the English language.

It is respectfully requested that this information disclosure statement be considered by the Examiner.

Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees, to the deposit account of Antonelli, Terry,

Stout & Kraus, LLP, Deposit Account No. 01-2135 (Case: 520.43578X00), and please credit any excess fees to such deposit account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

Alan E. Schiavelli

Registration No. 32,087

AES/jla (703) 312-6600 Attachments FORM PTO-1449 (Rev. 4/92)

EXAMINER

U.S. Department of Commerce Patent and Trademark Office

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO.

SERIAL NO.

520.43578X00

APPLICANT

AKITA

									FILIN	FILING DATE March 3, 2004			GROUP			
						U	J.S.	PAT	ENT DO	CUMENTS						
EXAMINER INITIAL		DOCUMENT NUMBER								DATE NAME		SUBCLASS	FILING DATE IF APPROPRIATE			
INITIAL		5000	VILIVI NO	JAVIGEN					DATE	Name	CLASS	300002433	N ATTAO	RIATE		
												-				
						-				-						
																
												-				
	<u> </u>															
													-			
FORFIC	N D		L		INGER	L	<u> </u>	<u>i</u>		<u> </u>			L			
FOREIG	N PATENT DOCUMENTS DOCUMENT NUMBER								DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATIO			
													YES	NO		
					. =											
OTHER	DO	CUM	ENT	S (In	cludi	ng A	utho	or, Ti	tle, Date	e, Pertinent Pag	ges, Et	c.)				
		Sohi, G.S., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipeline Computers, IEEE Transactions on Computers, Vol. 39, No. 3, March 1990, pp 349-359														
-		Fisher, J.A., "Very Long Instruction Word Architectures and ELI-512" Proceedings of the 10th International Symposium on Computer Architecture 1983														
				-						Architectures",	ASP-DA	C 2001, pr	564-569)		
	•						Ι									

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED